## General Description

The MIC5400 consists of 2 banks of 8 LED driver outputs, each output capable of sinking up to 30 mA . Each bank is intended to drive 8 LED pixels of the same color. Most applications will use the MIC5400 to drive pixel clusters of 4 LEDs (RRGB.) Typically two red LEDs are used for every one green and blue to compensate for red LED brightness.
A single external resistor sets maximum drive current. Use of an external resistor allows different color LED banks to be biased to the same intensity. Brightness control is digitally programmed through the serial interface. Coarse Brightness Control is determined by two 4-bit DACs, one for each driver bank, limiting the full-scale output to a fraction of the maximum value. Additionally, each output has Fine Brightness Control using 10-bit resolution PWM.
Groups of drivers can be cascaded in Daisy Chain fashion. Open circuit output faults are detected and can be read back from the internal Status register.

## Features

- 2 banks of 8 outputs
- Output characteristics:
- Current sink: 30mA
- Programmable brightness control
- Coarse: 4-bit resolution DAC
- Fine: 10 -bit resolution PWM
- Resistor sets maximum LED current to compensate variation in LEDs
- Current limit on each output
- Full protection:
- Over-temperature shutdown
- Watchdog disables output under fault condition
- Power-on reset (all LEDs Off)
- Soft-start on power up and watchdog recovery
- Output open fault detection with status register readback
- Output transitions are staggered to minimize supply transients


## Applications

- Outdoor video screen
- Large LED display


## Ordering Information

| Part Number | Junction Temp. Range | Package |
| :--- | :---: | :---: |
| MIC5400BWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Pin Wide SOIC |

## Typical Application



## Pin Configuration



## 28-Lead SOIC

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| Pin | Name | Function |
| $1,2,3,4$ | A4,A3,A2,A1 | Current Sink pins to be connected to LED cathodes |
| 5 | LOAD | If this pin is Low, the device acts as a shift register. When this pin is High, <br> only the first falling edge of the clock transfers data from the Shift-Register to <br> the Parallel Register. The next rising edge transfers data from the Status <br> Register to the Shift Register |
| 6 | SHFTCLK | Shift-register Clock Input |
| 7 | VDD | Positive Supply Voltage |
| 8,22 | SHD | Ground |
| 9 | SHIFTOUT | Shift-register Data Input |
| 10 | B1,B2,B3,B4 | Shift-register Data Output |
| $11,12,13,14$ | VD,B6,B7,B8 | Current Sink pins to be connected to LED cathodes |
| $15,16,17,18$ | BD_B | Analog Power source pins which provide current sense points for Channel A <br> and Channel B PNP emitter currents, independently. |
| 19 | REF | Base Drive Outputs for external PNP transistors. Feedback Loop compensa- <br> tion requires one external capacitor at each PNP transistor collector. |
| 20 | Reference current output. Must be connected to an external resistor to set <br> the maximum current for the current sink outputs. |  |
| 21 | A8,A7,A6,A5 | Base Drive Outputs for external PNP transistors. Feedback Loop compensa- <br> tion requires one external capacitor at each PNP transistor collector. |
| $25,26,27,28$ | VDDA | Analog Power source pins which provide current sense points for Channel A <br> and Channel B PNP emitter currents, independently. |
| 24 | Current Sink pins to be connected to LED cathodes |  |

## Absolute Maximum Ratings (Note 1)

Supply Voltage $\qquad$ $+7 \mathrm{~V}$
Input Voltage ...................................... -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Base Drive Voltage .. 7 V
Output Sink Current (per output) ............................... 35 mA
Lead Temperature (soldering, 5 sec ) ........................ $260^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )(max) .............................. $125^{\circ} \mathrm{C}$

## Operating Ratings (Note 2)

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ............................... +4.75 V to +5.5 V
Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$...................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Package Thermal Resistance
$\operatorname{SOIC}\left(\theta_{\mathrm{Jc}}\right)$
$28^{\circ} \mathrm{C} / \mathrm{W}$
$\operatorname{SOIC}\left(\theta_{\mathrm{JA}}\right)$....................................................... $100^{\circ} \mathrm{C} / \mathrm{W}$

## DC Electrical Characteristics

$\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$. $\mathrm{R}_{\text {BIAS }}=500 \Omega$. Applies to all channels unless noted.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {OUT }}$ | Output Sink Current |  | 26 |  | 35 | mA |
| $\Delta \mathrm{l}_{\text {OUT }}$ | Output Current Matching |  |  |  | 7 | \% |
| $\underline{\mathrm{I}}$ OUT(OFF) | Output Off Leakage | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | 0 |  | 2 | mA |
| IB | PNP Base Drive Current | $\mathrm{V}_{\mathrm{BD}}=4 \mathrm{~V}$ | 7 |  | 50 | mA |
| $\mathrm{V}_{\text {REF }}$ | Reference Output Voltage | $\mathrm{I}_{\text {REF }}=-4 \mathrm{~mA}$ | 1.9 |  | 2.1 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Threshold |  | 2.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Threshold |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic 1 Output Level | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic 0 Output Level | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{T}_{\text {SHUTDOWN }}$ | Thermal Shutdown Temperature |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} . \mathrm{R}_{\mathrm{BIAS}}=500 \Omega$. Applies to all channels unless noted

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {f SHIFT }}$ | Shift Frequency |  |  |  | 15 | MHz |
| $t_{\text {SET-DATA }}$ | Set Up Time for Data In | Note 5 | 7 |  |  | ns |
| $\mathrm{t}_{\text {HoLd-data }}$ | Hold Time for Data In | Note 5 | 13 |  |  | ns |
| $\mathrm{t}_{\text {SET-LOAD }}$ | Set Up Time for Load | Note 5 | 20 |  |  | ns |
| $\mathrm{t}_{\text {HOLD-LOAD }}$ | Hold Time for Load | Note 5 | 13 |  |  | ns |
| I OUT(rr) | Rise Time $\mathrm{I}_{\text {OUT }}$ | Note 4, 5 |  |  | 125 | ns |
| $\mathrm{l}_{\text {OUT(ttf) }}$ | Fall Time $\mathrm{I}_{\text {OUT }}$ | Note 4, 5 |  |  | 50 | ns |
| $\mathrm{t}_{\text {D-SHIFT }}$ | Clock to Shift Out Delay | Rise and Fall, $50 \% \mathrm{C}_{\text {LOAD }}=30 \mathrm{pF}$, Note 5 |  |  | 23 | ns |
| $\mathrm{t}_{\mathrm{r}, \mathrm{f}-\mathrm{OUT}}$ | Shift Out Rise and Fall Time | 10\% to 90\%; C LOAD $=30 \mathrm{pF}$, Note 5 |  |  | 10 | ns |
| ${ }^{\text {twD-TIMEOUT }}$ | Watch Dog Timeout Delay | No Shiftclock | 25 |  | 200 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r},[\mathrm{[in}]}$ | Logic Input Rise and Fall Times |  |  |  | 10 | ns |

Note 1. Exceeding the absolute maximum rating may damage the device.
Note 2. The device is not guaranteed to function outside its operating rating.
Note 3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5 k in series with 100 pF .
Note 4. Test circuit shown in Figure 1.
Note 5. Guaranteed by design; not production tested.

## Test Circuit



Figure 1. AC Output Test Circuit

## Timing Diagrams



Figure 2. MIC5400 Timing Diagram

## Linearity

Figure 3. Typical Global Full Scale Linearity

## Functional Diagram



| Address | Data A | Data B | Watchdog | Divisor | DAC B | DAC B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 Bits | 10 bits | 10 Bits | 1 Bit | 4 Bits | 4 Bits | 4 Bits |
| Q1 to Q3 <br> [Q1 = LSB] | Q4 to Q13 | Q14 to Q23 | Q24 | Q25 to Q28 | Q29 to Q32 | Q33 to Q36 |


| Bit | Description |
| :---: | :---: |
| 1 | Address bit 1 |
| 2 | Address Bit 2 |
| 3 | Address Bit 3 |
| 4 | Data A Bit 1 |
| 5 | Data A Bit 2 |
| 6 | Data A Bit 3 |
| 7 | Data A Bit 4 |
| 8 | Data A Bit 5 |
| 9 | Data A Bit 6 |
| 10 | Data A Bit 7 |
| 11 | Data A Bit 8 |
| 12 | Data A Bit 9 |
| 13 | Data A Bit 10 |
| 14 | Data B Bit 1 |
| 15 | Data B Bit 2 |
| 16 | Data B Bit 3 |
| 17 | Data B Bit 4 |
| 18 | Data B Bit 5 |
| 19 | Data B Bit 6 |
| 20 | Data B Bit 7 |
| 21 | Data B Bit 8 |
| 22 | Data B Bit 9 |
| 23 | Data B Bit 10 |
| 24 | Watchdog Bit [Disable = 1] |
| 25 | Divisor Bit 1 |
| 26 | Divisor Bit 2 |
| 27 | Divisor Bit 3 |
| 28 | Divisor Bit 4 |
| 29 | DAC A Bit 1 |
| 30 | DAC A Bit 2 |
| 31 | DAC A Bit 3 |
| 32 | DAC A Bit 4 |
| 33 | DAC B Bit 1 |
| 34 | DAC B Bit 2 |
| 35 | DAC B Bit 3 |
| 36 | DAC B Bit 4 |

Table 1. Shift Register Data Format

| Status A <br> $[1=$ Open Circuit $]$ | Status B <br> $[1=$ Open Circuit $]$ | Watchdog <br> $[1=$ Timeout $]$ | Thermal <br> $[1=$ Overtemp $]$ | Mask Revision | Alternating Bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8 Bits | 8 Bits | 1 Bit | 1 Bit | 3 Bits | 15 Fixed Bits |
| D1-D8 | D9-D16 | D17 | D18 | D19 to D21 | D22 to D36 |


| Bit | Description |
| :---: | :---: |
| 1 | Status A - Bit 1 (Output Open Circuit = 0) |
| 2 | Status A - Bit 2 (Output Open Circuit = 0) |
| 3 | Status A - Bit 3 (Output Open Circuit $=0$ ) |
| 4 | Status A - Bit 4 (Output Open Circuit $=0$ ) |
| 5 | Status A - Bit 5 (Output Open Circuit $=0$ ) |
| 6 | Status A - Bit 6 (Output Open Circuit = 0) |
| 7 | Status A - Bit 7 (Output Open Circuit $=0$ ) |
| 8 | Status A - Bit 8 (Output Open Circuit $=0$ ) |
| 9 | Status B - Bit 1 (Output Open Circuit = 0) |
| 10 | Status B - Bit 2 (Output Open Circuit = 0) |
| 11 | Status B - Bit 3 (Output Open Circuit = 0) |
| 12 | Status B - Bit 4 (Output Open Circuit = 0) |
| 13 | Status B - Bit 5 (Output Open Circuit = 0) |
| 14 | Status B - Bit 6 (Output Open Circuit = 0) |
| 15 | Status B - Bit 7 (Output Open Circuit = 0) |
| 16 | Status B - Bit 8 (Output Open Circuit = 0) |
| 17 | Watchdog Status [ $0=$ Normal, $1=$ Time Out] |
| 18 | Thermal Status [ $0=$ Normal, 1 = Overtemp] |
| 19 | Mask Revision Bit 1 |
| 20 | Mask Revision Bit 2 |
| 21 | Mask Revision Bit 3 |
| 22 | 0 [Fixed Pattern Filler Bits] |
| 23 | 1 |
| 24 | 0 |
| 25 | 1 |
| 26 | 0 |
| 27 | 1 |
| 28 | 0 |
| 29 | 1 |
| 30 | 0 |
| 31 | 1 |
| 32 | 0 |
| 33 | 1 |
| 34 | 0 |
| 35 | 1 |
| 36 | 0 |

Table 2. Status Word Format

## Applications Information

## Output Current Drive

The MIC5400 includes several ways to program LED output current. These output current controls are superimposed and have an additive effect on LED output current as follows:

## Global Full Scale Current Limit:

This function sets the Global Full Scale (GFS) current at each of the outputs. The GFS value current is about 8.1 times ISET. ISET is the current through the single resistor, RBIAS, connected from VREF to Ground. VREF is regulated to 2V (nominal) so:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{SET}}=\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{BIAS}}}=\frac{(2 \mathrm{~V})}{\mathrm{R}_{\text {BIAS }}} \text { and } \mathrm{GFS}=\frac{[8.1] \times[2 \mathrm{~V}]}{\mathrm{R}_{\mathrm{BIAS}}} \\
& \text { For } \mathrm{R}_{\mathrm{BIAS}}=500 \Omega, \text { GFS }=\approx 32.4 \mathrm{~mA}
\end{aligned}
$$

The recommended value for $\mathrm{I}_{\mathrm{SET}}$ is 4 mA or less for linear operation. See Figure 3.

## Brightness Control

Brightness contol is provided by two, 4-bit DACs, one DAC for each of the two output banks of 8 outputs. The output current is varied between $0^{*}$ GFS and ( $15 / 16$ ) *GFS in 15 equal steps based on the 4 Bit DAC code from the shift register Data Word; Bits Q29-Q32 control Output Bank A and Bits QA3336 control Output Bank B. (See Table 1: Data Word Format). Watchdog Status is read back from Status Word Bit Q17. Thermal Status is read from Status Word Bit Q18.

## Output Intensity

Each LED Output intensity is further controlled by a Pulse Width Modulator providing 10-bit resolution intensity variation. One LED output per bank can be set up for each Data Word. A 3-bit address selects 1 of the 8 PWMs for each of the two output banks. Programming bits Q1-Q3 determine the PWM address, bits Q4-Q13 control the PWMs driving Bank A, bits Q14-Q23 control the PWMs driving Bank B. The PWM is created by comparing the count of a 10-bit counter with the 10 -bit programming word. If the count output is greater than the programming word, the output is "OFF".
The PWM frequency is also programmable, in ratio to the frequency of the shift register clock. The ratio value is set by the Divisor, loaded into bits Q25-Q28 of the Data Word. See Table 3.

## Watchdog and Thermal Shutdown

The MIC5400 incorporates both a watchdog and thermal shutdown.
The watchdog shuts off all outputs and sets watchdog status bit to logic 1 if the shift clock is absent for more than 200 microseconds. Watchdog status remains logic 0 for shift clocks more frequent than 25 microseconds. The watchdog is enabled by data word bit Q24. Watchdog status is read back from status word bit D17.

As a result of the 25 microsecond minimum watchdog timeout delay, the lower limit of clock frequency is 40 kHz . The thermal shutdown typically activates if the die temperature exceeds $165^{\circ} \mathrm{C}$. Thermal shutdown shuts off all outputs and sets the Thermal status bit to logic 1 if overtemperature is detected. Thermal status is read back from status word bit D18.

## External PNP Transistors

The external PNPs have a dual role. As part of a voltage regulator loop they aid in limiting package power dissipation. Sensing current in the PNP emitters also allows setting an overall limit to the current available to one bank of 8 LEDs.
Power dissipation: The regulator loop controls the voltage at the LED drive output to limit power dissipation. The outputs are typically controlled to 1.1 V . A $2.2 \mu \mathrm{~F}$ capactor is required at the collector of each PNP for frequency compensation.

## PNP Current Limit

The current limit of the external PNP can be set by conncting a sense resistor $\mathrm{R}_{\mathrm{CS}}$ from VDD to VDDA and VDDB respectively. The current limit is:

$$
\mathrm{I}_{\mathrm{LIM}}=\frac{48 \mathrm{mV}}{\mathrm{R}_{\mathrm{SC}}}
$$

If current limit is not used, short VDDA and VDDB to VDD.

## Daisy Chains

Parts may be cascaded in groups of arbitrary size. The SHIFTOUT pin of one part is connected to the SHIFTIN pin of the following part. Data bit 36 is the first bit data to be shifted in. Status bit 36 is the first status bit to be shifted out. (See Table 1 and Table 2)
When loading the 36-bit data words, the user must keep track of the number of SHIFTCLOCK cycles to determine when data is aligned for transfer to the control and PWM registers. For example, if one daisy chains 10 parts, 360 SHIFTCLK cycles are required to clock in all the data words.
LOAD and the Data/Control and Status Registers:
When LOAD is low, the MIC5400 acts as a 36 -bit shift register. When LOAD goes high, the part no longer shifts data. Data is transferred from the Shift Register to the parallel control registers on the first falling edge of SHIFTCLK after LOAD goes high. While LOAD remains high, the next rising edge of SHIFTCLOCK transfers data from the status registers to the shift register. The first status bit to appear on SHIFTOUT is Status Filler Bit 36 (Logic 0). See Table 2 for description and Figure 2 for timing.
Status A or Status B $=0$ if the output is open circuit, i.e., open LED.
After LOAD returns low, normal shift register operation resumes and status data is shifted out as new data words are shifted in on the rising edge of SHIFTCLK.

| Divisor Code | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide by R | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

Table 3. PWM Clock Ratio to Shift Clock [PWM Clock Freq. = (Shift Clock Freq)/R]



Output Current Sink Fall Time

## Package Information



## 28-Pin Wide SOIC

## MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 web http://www.micrel.com
The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify

Micrel for any damages resulting from such use or sale.
© 2003 Micrel, Incorporated.

